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 The effect of these assumptions on the results and hypotheses thus formulated will be
discussed in the results section.
2. Latency analysis
Section 2.1 describes the principles of latency analysis and the obstacles that must be
overcome in order to obtain accurate results. The discussion describes latency analysis in the
context of the architecture generated by the MOODS synthesis system. This is followed by a
detailed description of the methods and algorithms implemented in an analysis tool used to
determine latency and testability figures.
2.1 Design latency analysis
The MOODS synthesis system generates a distributed architecture containing a
control unit which organises the flow of data through a data path. The control path consists of
a single bit register for each state joined together by arcs through which tokens are
conditionally passed, in a similar manner to that of Petri-nets. It comprises a combination of
parallel and conditional branches, nested loops and sub-program calls. Each state may
conditionally activate any number of functional units (adders, multipliers etc.) in the data
path, which are interconnected by nets directing data through the system.
An initial behavioural description is translated from VHDL[16] source (the primary
input language for the system) to an unoptimised register-level implementation whereby each
instruction occupies a single control state, and each data path unit executes one instruction,
the results of which are stored in registers at the end of each clock cycle. During optimisation
both the control and data path graphs are transformed so that the user’s objectives for
constraints, such as area, speed and power dissipation are more closely met. This results in
control states conditionally activating many data path units, each of which may be used to
implement a number of instructions.
The purpose of latency analysis is to calculate the distribution of inactive clock cycles
for a given data path unit. Armed with this information and the time required to perform a
complete test on the unit, a figure may be obtained describing its in-line testability. This
section explains the basis behind the various terms and figures used for latency analysis and
in-line testability.
Figure 2a shows a simple control graph comprising a sequential section of four states
linked by arcs. During execution control may exist in any one of the four states and follows14
clock speed. This improved performance is achieved by sacrificing area in order to increase
the component count and enable a different scheduling scheme.
There are two main mechanisms involved in the optimisation process: unit sharing
and graph compaction. Unit sharing takes two data path units, each activated by one control
state, and combines these into a single unit with multiplexed inputs activated by a number of
control states. This results in a reduction in area, but there may be a speed penalty to pay due
to increased complexity resulting from the use of input multiplexors. In addition, combining,
for example, a 16-bit and 32-bit adder into a shared 32-bit unit will significantly slow down
the smaller instruction and may affect the maximum clock speed permitted depending on the
schedule. Graph compaction utilises the slack time within a state, that is the difference
between the state delay and the clock period to combine two adjacent control states into one,
thereby shortening the control path.
Both of these mechanisms have a profound effect on the length and distribution of
dead vectors. Figure 4 shows histograms of the test completion probability for each data path
unit in the area and delay optimised implementations based upon the sample test sets. These
results serve to illustrate a number of important factors influencing the in-line testability of an
implementation. It should be noted that comparisons may only be drawn between the full set
of units of the same type since each unit implements a different subset of instructions. For
example, in the area optimised design (figures 3b and 4b) unit 29 implements all six of the
system’s subtract instructions, whereas the delay optimised version (figures 3a and 4a)
spreads these across two subtractors, units 29 and 30.
The units in each histogram split into two general groups: arithmetic units and
comparators. During optimisation none of the comparators will be shared since, for the
technology library used, the additional hardware cost involved in sharing a unit is greater than
the cost of a separate comparator. Comparing the results of the two optimisations it can be
seen that the comparators in the area optimised implementation have a generally higher test
completion probability than those in the delay optimised version. This is attributed to the
greater number of control states (and hence longer execution time) as illustrated in figure 3b.
In contrast, the arithmetic units in this implementation are much more heavily, thus the test
completion probability for these units is lower than in the delay optimised implementation.
The results for the two types of unit show that both increased sharing and decreased graph
length conspire to limit the in-line testability of a synthesised design.18
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Figure 4a Delay optimised FFT test completion probability per unit
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Figure 5 FFT subtractor dead vector probabilities
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Figure 6 FFT subtractor test completion probability vs. test time26
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Figure 7 Area optimised FRISC test completion probability per unit, with and without
fully unshared adder
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Figure 8 Area optimised FRISC test completion probability per unit optimised for in-
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